QSC Q-SYS PS-1650G User Manual Page 14

  • Download
  • Add to my manuals
  • Print
  • Page
    / 27
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 13
1. In Qsys, create a new system called, memory_tester_system.
2. For the clk instance, turn off Clock frequency is known to indicate that the higher-level hierarchical
system that instantiates this subsystem provides the clock frequency.
3. In the IP Catalog, select the Avalon-MM Pipeline Bridge to add to your Qsys system.
4. For the Avalon-MM Pipeline Bridge, in the parameter editor, type 13 for the Address width.
To accommodate for the address translation from master to slave, that is a byte address as the input,
and a word address (4 bytes) as the output, the address width increases from 11.
5. Rename the instance to mm_bridge.
6. Set the mm_bridge_clk interface to clk_0.
7. Export the mm_bridge s0 interface with the name slave.
Add the Pattern Generator
The custom pattern generator system provides a stream of pattern data via an Avalon-ST source interface.
You control the system by accessing the memory locations allocated to each component within the
subsystem. The system connects slave ports to a pipeline bridge, which it then exposes outside of the
system.
The pattern generator system contains the following components:
Pipeline bridge
Custom pattern generator
PRBS pattern generator
Two-to-one streaming multiplexer
Streaming timing adapters
1. In the IP Catalog, under Project expand System, and then double-click pattern_generator_system.
2. In the parameter editor, click Finish to accept the default settings.
3. Rename the instance to pattern_generator_subsystem.
4. Set the pattern_generator_subsystem clk to clk_0.
5. Connect the pattern_generator_subsystem slave interface to the mm_bridge m0 interface.
6. Connect the pattern_generator_subsystem reset interface to the clk_0 clk_reset interface.
Add the Pattern Checker
The pattern checker system validates data that arrives via an Avalon-ST sink interface. You control the
system by accessing the memory locations allocated to each component within the subsystem. The system
connects all of the slave ports to a pipeline bridge, which it then exposes outside of the system.
The pattern checker system contains the following components:
Pipeline bridge
Custom pattern checker
PRBS pattern checker
One-to-two demultiplexer
14
Add the Pattern Generator
TU-01006
2015.05.04
Altera Corporation
Qsys System Design Tutorial
Send Feedback
Page view 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 26 27

Comments to this Manuals

No comments